






Outline	
 Introduction Background Gate Modeling Technology Mapping High-Speed Heuristics Simulation Results Conclusion 	
ASP-DAC 2003	12/36


























Hot-carrier Effect Aware Mapping

$$arrival(n, g, C_n) = \max_{ni \in inputs(n,g)} (T_{aged} + arrival(ni, gi, C_i))$$


$$T_{aged} = T_{fresh} \times \left(1 + sw \times \alpha C_{load} \frac{\beta}{T_{avg.slew}}\right)$$


• Arrival time is the maximum delay from primary inputs to the gate output


ASP-DAC 2003

23/36


Aged delay is considered as a gate delay























	Aging-unawa	re mapping	Aging-aware	mapping	Speed-up		
Circuit	Fresh [ns] Aged [ns]		Fresh [ns]	Aged [ns]	Fresh (%) Aged (%)		
C432	2.21	2.54	2.08	2.34	6.3	7.9	
C499	1.52	1.74	1.5	1.66	1.3	4.6	
C880	1.39	1.41	1.33	1.34	4.5	5	
C1355	1.61	2.09	1.72	1.94	-6.4	7.2	
C1908	2.65	2.82	2.45	2.52	8.2	10.6	
C2670	1.89	1.93	1.81	1.86	4.4	3.6	
count	2.18	2.2	2.13	2.15	2.3	2.3	
sqrt8ml	1.93	2.06	1.97	1.98	-2	3.9	
f51m	2.01	2.04	1.89	1.95	6.3	4.4	
alu2	2.1	2.14	2.03	2.05	3.4	4.2	
i2	0.49	0.5	0.45	0.46	8.9	8	
i7	1.13	1.14	1.1	1.11	2.7	2.6	

			Primary Output Ordering									
			Jieany									
							Improvement					
	W	ithout PO ord	lering	With PO ordering			(%)					
	Area	Power	Delay		Power	Delay						
Circuit	(µm ²)	(µW)	(ns)	Area (µm ²)	(µW)	(ns)	Area	Power	Delay			
C432	2219	82	2.48	2128	78.59	2.36	4.3	4.2	4.9			
C499	3881	136.9	1.65	3857	136.3	1.62	0.6	0.4	1.8			
C880	4232	170.4	1.84	3986	155.7	1.67	6.2	8.6	9.2			
C1355	6390	348.5	2.04	5988	330.7	2	6.7	5.1	2			
z4ml	385	14.5	0.84	365	14.1	0.79	5.5	3.2	6			
f51m	1269	56	2.09	1255	54	2.05	1.1	3.6	1.9			
alu2	4283	131.1	2.93	4270	125.4	2.84	0.3	4.3	0.3			
i7	5271	142.4	1.51	5278	141.1	1.5	-0.1	0.8	0.7			
				deep co 1 mappi			apped	first to				
				ASP-DA					1/36			

Circuit	Without						Improvement			
	PinPermut	ation		With Pin Permutation			(%)			
	Area	Power	Delay (ns)	Area (µm ²)	Power (µW)	Delay (ns)	Area	Power	Delay	
	(µm ²)	(µW)								
2432	3207	101.5	2.27	3331	103.5	2.04	-3.9	-2	10	
2499	3395	125.8	1.53	3380	126	1.49	0.4	0	2.6	
C880	2637	155.1	1.9	2865	162	1.7	-8.6	-4.5	10.5	
C1355	3428	370.8	1.61	3380	377.1	1.54	1.4	-1.7	4.3	
z4ml	402	45.9	0.57	336	37.8	0.52	16.4	17.7	8.7	
51m	1026	79.82	1.81	997	73.04	1.71	2.9	8.5	5.5	
ılu2	2950	148.3	2.58	2958	147.1	2.43	-0.3	0.8	5.8	
2	1712	136.3	0.48	1603	125.8	0.45	6.3	7.7	6.3	
7	4128	109.1	1.64	4134	107.9	1.43	-0.2	1.1	12.8	

