
Analysis of Jitter due to Power-Supply Noise in Phase-Locked Loops

Payam Heydari, Massoud Pedram Department of EE-Systems, University of Southern California, Los Angeles, CA 90089





INTRODUCTION


- PLLs are ubiquitous in RF and mixed signal circuits
- The phase-lock concept is fundamental in any situation where some form of feedback is used to synchronize some local periodic event with some observable external event
- Most high-speed microprocessors and memories employ phase locking to suppress timing skews


PLL APPLICATIONS

- Clock and data recovery
- Clock generation for microprocessors
- Frequency synthesis
- Demodulation of FM signals
- Coherent demodulation of AM signals
- Local oscillator design for cellular phones, cable modems, and radios









MODELING THE SINUSOIDAL NOISE

• When a large decoupling capacitor is present in the circuit, the supply noise is modeled as a sinusoidal waveform with a random maximum amplitude and a uniformly distributed random phase shift in

$$[-\pi, \pi]$$

$${n, \max \left[k\right] = V_{n, \max} \left(kT\right)}$$

$${k = 0, 1, 2, ...}$$

$${v_n(t) = V_{n, \max} \left[k\right] \sin(\omega_0 t + \theta)}$$


$${kT \le t \le (k+1)T}$$


$${v_n(t) \text{ is a wide-sense stationary process, therefore:}}$$

$${\eta_{v_n} = 0}$$

$${R_{v_n}(\tau) = \frac{E\{V_{n, \max}^2[k]\}}{t_r} \cos(\omega_0 \tau)}$$

 t_r





MODELING THE IMPULSIVE NOISE

• *s*(*t*) is a wide-sense cyclo-stationary stochastic process


<u>Theorem:</u>

If s(t) is a cyclo-stationary process and λ is a uniformly distributed random variable in the interval $[0, t_r]$ and independent of s(t), then the process:

$$s_n(t) = s(t - \lambda)$$

is a stationary process with the following statistics:

$$\eta_{v_n} = \frac{1}{t_r} \int_{0}^{t_r} \eta_s(t) dt \qquad R_{v_n}(\tau) = \frac{1}{t_r} \int_{0}^{t_r} R_s(t+\tau,t) dt \qquad S_{v_n}(\omega) = \frac{1}{t_r} S_{V_{n,\max}(\omega)}(\omega) |X_{\delta}(\omega)|^2$$
$$\eta_{v_n} = E\{V_{n,\max}[k]\} \qquad R_{v_n}(\tau) = \frac{\sigma_{V_{n,\max}}^2}{t_r} \delta(\tau) \qquad S_{v_n}(\omega) = \frac{\sigma_{V_{n,\max}}^2}{t_r}$$



PHASE NOISE OF THE VCO


• The autocorrelation of $\Delta f(t)$ is a *linear* function of the autocorrelation of v_n


$$R_{\Delta f}(\tau) = K_{VCO}^2 R_{\nu_n}(\tau)$$

The phase noise of the VCO is: ۲

$$S_{\Phi_{n}}(\omega) = \frac{K_{VCO}^{2}}{\omega^{2}} S_{V_{n}}(\omega) = \begin{cases} \frac{K_{VCO}^{2}}{\omega^{2}} \cdot \frac{\sigma_{V_{n,\max}}^{2}}{t_{r}} & \text{Impulsive noise} \\ \\ \frac{\pi K_{VCO}^{2}}{2\omega^{2}} \cdot (\delta(\omega + \omega_{n}) + \delta(\omega - \omega_{n})) & \\ \\ & \text{Sinusoidal noise} \end{cases}$$

oise







$$\begin{aligned} pLL\ TIMING\ JITTER\ (cont'd) \\ jitter_{\Phi_0}(\tau) &= \sqrt{\left(\frac{K_{VCO}^2}{2K_{PFD}} \frac{\sigma_{Vn,\max}^2}{sp_2^2 t_r}\right) (1 - \exp(-sp_2|\tau|))} \\ Impulsive\ noise \end{aligned}$$


$$jitter_{\Phi_0}(\tau) &= \sqrt{\left(\frac{K_{VCO}^4}{2\omega_n^2 M^2} \cdot \frac{\sigma_{Vn,\max}^2}{t_r}\right) \left(\frac{1}{\omega_n^2 + sp_2^2}\right) (1 - \cos(\omega_n \tau))} \\ Impulsion \\ Impu$$


PHASE-FREQUENCY DETECTOR


- Does not suffer from false lock
- The input signal and the VCO output are exactly in phase
- The lock is attained very quickly











CONCLUSION

- A mathematical model for calculating the power supply noise induced timing jitter in PLLs was presented
- The model relies on the stochastic modeling of the power supply noise
- The effect of the power supply noise on the phase noise of the VCO was analyzed and expressed in closed form
- The PLL timing jitter was determined using the phase noise of the VCO
- A PLL was designed and our mathematical model was utilized to predict the timing jitter
- Experimental results show the accuracy of our model