Post-Layout Timing-Driven Cell Placement Using an Accurate Net Length Model with Movable Steiner Points

Amir H. Ajami and Massoud Pedram

Dept. of Electrical Engineering - Systems University of Southern California Los Angeles, California





1

Introduction

- Due to down sizing of the device feature sizes, the interconnect delays have become a dominant part of the path delays
- Current physical design tools suffer from inaccuracies in interconnect delay models
- Prior to the routing step, the placement tool can only estimate the net lengths; the estimation tends to be inaccurate and causes the timing closure problem at the backend of an EDA tool

ASP-DAC 2001











How to Start

- * Take as input an already placed and routed netlist
 - > With timing-driven placement
 - > With timing-driven global routing
- Use the known net topologies to calculate the segment lengths for each net, and hence, the Elmore delay between the net source and each sink
- * Extract the most critical path starting with the arrival times for PI's and required times for PO's and by performing a block-oriented timing analysis

ASP-DAC 2001





Regularization

 Instead of using absolute values in the delay calculation, we use a differentiable smooth function:

$$\ell_k = \left| x_i - x_j \right| \cong \sqrt{(x_i - x_j)^2 + \beta_k}$$

• β_k is the regularization factor and can be set based on the required precision of the final result

ASP-DAC 2001

<section-header><text><equation-block><equation-block><text><text><equation-block><text>



<section-header><equation-block><equation-block><equation-block><equation-block><equation-block><equation-block><equation-block>











