




## Massoud Pedram


University of Southern California Dept. of EE-Systems Los Angeles, CA 90089


pedram@ceng.usc.edu







































































































Important Questions			МТСМО
How many sleep transistors?     Affects the area overhead, the	Granularity	Gate	Cluster of Gates
dynamic power overhead, and the leakage power saving	Methodology	Cell-based	Custom
<ul> <li>How to cluster gates?</li> <li>Affects routability and the size of the sleep transistors</li> </ul>	Number of Sleep Transistors	One	More Than One
<ul> <li>What size to choose for the sleep transistors?</li> <li>Affects the delay and area overhead, the dynamic power overhead and the leakage power saving</li> </ul>	Туре	NMOS	PMOS
	Threshold Voltage of the Sleep Transistor	Fixed	Variable
	Sizing	Exhaustive	Conservative
ICCAD'04 Tutorial E. Macii, M. Pedram	•		36



















ICCAD'04 Tutorial


E. Macii, M. Pedram


43







			Ι	OVFS vs. DI
• With nothing	# of ovelo	) (alta sia	Francis	Caulaa
• With Houring	# of cycle	Voltage	Energy	Saving
No power-down	12.5x10 <sup>6</sup>	5	125mJ	-
DPM     with power-down	5x10 <sup>6</sup>	5	50mJ	60%
• DVFS	5x10 <sup>6</sup>	2	8mJ	93.6%
$E \propto V^2$ f \le V E \le V^3				
ICCAD'04 Tutorial	E. Macii, M. Pedram			46











	Voltage Range	Frequency Range
IBM PowerPC 405LP	1.0V-1.8V	153M-333M
Fransmeta Crusoe TM5800	0.8V-1.3V	300M-1G
Intel SA1110	1.1V-1.7V	59M-221M
Intel XScale 80200	0.95V-1.5V	266M-733M
Intel PXA255	0.85V-1.3V	100M-400M































































































		Lesson
Summary		
•	as been proven to be a er minimization subject t traint	0,
<ul> <li>DVFS techniques optimizations have</li> </ul>	for both intra-task and ir been proposed	nter-task
	ad decomposition is very CPU's with a built-in PN	•
<ul> <li>DVFS should cons the total system po</li> </ul>	sider not only the CPU p ower dissipation	ower but also

