# Technology Mapping and Packing for Coarse-grained, Anti-fuse Based FPGAs 

Chang Woo Kang, Ali Iranli, and Massoud Pedram

University of Southern California
Department of Electrical Engineering
Los Angeles CA, USA

## Outline

- Introduction
- Cell Library Construction
- Technology Mapping and Cell Packing
- Experimental Results
- Conclusion


## Introduction

- Coarse-grained logic block architecture is widely used in the FPGA industry
- Xilinx Virtex series has 8 LUTs in a configurable logic block
- QuickLogic pASIC series has 26 inputs in a logic cell


## Example of Fine vs. Coarse-grained Antifuse-based FPGAs



Fine Grain:
Actel ACT 2 Logic Module


Coarse Grain:
QuickLogic pASIC Logic Cell


## Problem Formulation



- Minimize the number of required pASIC logic cells needed to implement a given target circuit


## Cell Library Construction



## Cell Type Determination



- Note that the same primitive cell may be realized by more than one base gate
- A total of 205 unique primitive cells have been generated and inserted into a cell library
- A total of seven unique cell types have been defined as shown in the Venn's diagram


## Cost Assignment for Primitive Cells

$$
\text { cell }{ }_{-} \cos t=\frac{s}{f \cdot c}
$$

- Space usage, $s$ : the amount of space in a pASIC cell that is used up by the primitive cell
- Freedom, $f$ : the total number of places in a pASIC cell that the primitive cell can fit
- Coverage, $c$ : complexity of the logic that the primitive cell can realize
- Notice that the inverter primitive cell does not have the minimum cost any more


## Two-step Optimization Flow

- Perform minimum-area technology mapping by using the generated cell library
- Use standard technology mapping algorithms (e.g., the SIS mapper)
- Pack primitive cells into pASIC logic cells in order to have the minimum number of logic cells
- Formulate and solve as a multi-dimensional coin change problem


## The Coin-Change Problem

- Problem statement
- Let $c_{1}, c_{2}, \ldots, c_{m}$ be the coin types of a currency. Let $C_{i}$ denote the value of coin $c_{i}$ in cents and $K$ be some integer. We assume $C_{1}=1$. The problem is to produce $K$ cents of change by using a minimum number of coins

$$
\text { Minimize } \sum_{i=1}^{m} n_{i} \quad \text { s.t. } \quad K=\sum_{i=1}^{m} n_{i} C_{i}
$$

where $n_{i}$ denotes the number of coins of type $i$

- Solution

$$
\operatorname{count}[K]= \begin{cases}0 & \text { if } K=0 \\ \min _{i: C_{i} \leq K}\left\{\operatorname{count}\left[K-C_{i}\right]+1\right\} & \text { if } K>0\end{cases}
$$

## Different Ways of Packing Cells

|  | Combinations of <br> primitive cells |
| :--- | :--- |
| 1 | $2 \mathrm{~S}_{5}+2 \mathrm{~S}_{7}$ |
| 2 | $2 \mathrm{~S}_{4}+2 \mathrm{~S}_{5}$ |
| 3 | $2 \mathrm{~S}_{5}+2 \mathrm{~S}_{6}$ |
| $\cdots$ | $\ldots$ |
| i | $\sum_{j=1}^{7} C_{i, S_{j}} S_{j}$ |
| $\cdots$ | $\cdots$ |
| 35 | $\mathrm{~S}_{3}+2 \mathrm{~S}_{7}$ |
| 36 | $\mathrm{~S}_{3}+2 \mathrm{~S}_{4}$ |
| 37 | $\mathrm{~S}_{3}+\mathrm{S}_{4}+\mathrm{S}_{7}$ |

- 37 different cases of completely utilizing a logic cell
- $C_{i, S j}$ : the number of primitive cells of type $S_{j}$ in the $i_{t h}$ combination
- The packer must find optimal packing combinations in a bottom-up manner


## Exact Problem Statement

- Given the different ways of packing a pASIC3 logic cell as described in the previous table and a logic netlist generated by the min-cost technology mapper, find the minimum number of pASIC3 logic cells needed to cover all primitive cells in the logic netlist, i.e.:

$$
\text { Minimize } \sum_{i=1}^{37} n_{i} \text { s.t. } \forall j: \sum_{i=1}^{37} n_{i} C_{i, S_{j}} \geq\left|S_{j}\right|
$$

where $n_{i}$ denotes the number of packings of type $i$ and $\left|S_{j}\right|$ denotes the number of primitive cells of type $j$ in the initial logic netlist

## Analogy to the Coin-Change Problem

- After technology mapping, we count the number of primitive cells of each type, $\left|S_{1}\right|, \ldots,\left|S_{7}\right|$. These are analogous to seven different target change counts
- The 37 different entries in the pASIC packing table are analogous to different currencies
- This is a multi-dimensional coin change problem, which can be solved optimally and efficiently by using a dynamic programming technique


## Dynamic Programming Solution

$$
\operatorname{count}\left(\left|S_{1}\right|, \ldots,\left|S_{7}\right|\right)= \begin{cases}0 & \text { if } \forall j,\left|S_{j}\right| \leq 0 \\ \min _{i: \forall j, C_{i, S_{j}} \leq S_{j} \mid}\left(\operatorname{count}\left(\left|S_{1}\right|-C_{i, S_{1}}, \ldots,\left|S_{7}\right|-C_{i, S_{7}}\right)+1\right) \text { otherwise }\end{cases}
$$

- Note that we must track remaining unpacked primitive cells for all seven cell types at the same time
- Computational complexity $O\left(\prod_{i=1}^{7}\left|S_{i}\right|\right)$


## Experimental Results

| Circuits | Primitive cell count | Greedy packing |  |  | Dynamic programming based packing |  |  | Packing improvement |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Number of logic cells | Cell <br> utilization <br> $(\%)$ <br> 65.87 | $\begin{array}{ll} \mathrm{CPU} & \text { time } \\ (\mathrm{sec}) & \end{array}$ | Number of logic cells | Cell utilization (\%) | $\begin{array}{ll} \mathrm{CPU} & \text { time } \\ (\mathrm{sec}) \end{array}$ | Number of <br> logic cells | $\begin{aligned} & \begin{array}{l} \text { Cell } \\ \text { utilization } \\ (\%) \end{array} \\ & \hline \end{aligned}$ |
| Alu2 | 193 | 76 | 65.87 | 0.08 | 51 | 100 | 50.27 | 32.9 | 34.1 |
| Alu 4 | 377 | 150 | 65.11 | 0.34 | 101 | 98.43 | 960.59 | 32.7 | 33.9 |
| Apex6 | 349 | 154 | 59.86 | 0.37 | 117 | 80.23 | 306.24 | 24 | 25.4 |
| Dalu | 471 | 194 | 63.39 | 0.56 | 138 | 90.75 | 143.81 | 28.9 | 30.1 |
| C1355 | 210 | 83 | 64.81 | 0.11 | 58 | 93.75 | 1.37 | 30.1 | 30.9 |
| C1908 | 213 | 96 | 58.84 | 0.13 | 74 | 77.74 | 20.54 | 22.9 | 24.3 |
| C432 | 108 | 45 | 65.85 | 0.03 | 31 | 100 | 13.36 | 31.1 | 34.2 |
| C499 | 210 | 83 | 64.81 | 0.11 | 58 | 93.75 | 1.37 | 30.1 | 30.9 |
| C3540* | 657 | 268 | 64.22 | 1.2 | 191 | 91.89 | 56.21 | 28.7 | 30.1 |
| C880 | 214 | 92 | 62.76 | 0.12 | 64 | 93.45 | 45.95 | 30.4 | 32.8 |
| C5315* | 764 | 333 | 59.97 | 1.94 | 256 | 79.09 | 42.97 | 23.1 | 24.2 |
| C6288* | 1457 | 664 | 55.19 | 13.11 | 593 | 61.84 | 19.14 | 10.7 | 10.8 |
| C7552* | 1052 | 413 | 64.94 | 3.7 | 312 | 86.51 | 86.06 | 24.5 | 24.9 |
| Average |  |  |  |  |  |  |  | 26.9 | 28.2 |

*The packing algorithm used segmented lists so as not to exceed the amount of available memory in the computer

## Conclusions

- Proposed a minimum-area packing algorithm for coarse-grained, anti-fuse based FPGAs, comprising of library generation, technology mapping and cell packing.
- Solution of a multi-dimensional coin-change problem resulted in a polynomial time optimal solution to the cell packing problem
- Our algorithm resulted in an average of $27 \%$ fewer logic cells compared to a greedy algorithm

