# Off-chip Latency-Driven Dynamic Voltage and Frequency Scaling for an MPEG Decoding

Kihwan Choi Ramakrishna Soma Massoud Pedram

Dept. of Electrical Engineering University of Southern California

## Outline

- Dynamic Voltage and Frequency Scaling (DVFS)
- Workload Decomposition
- Proposed Off-chip Latency-Driven DVFS Policy
- Experimental Results
- Conclusion

### Background

 DVFS is a method through which variable amount of energy is allocated to perform a task

• Power consumption of a digital CMOS circuit is:


$$P = \alpha \cdot C_{eff} \cdot V^2 \cdot f$$


α : switching factor
 C<sub>eff</sub> : effective capacitance
 V : operating voltage
 f : operating frequency


Energy required to run a task during T is:


 $E = P \cdot T \propto V^2 \quad (assuming f \propto V, T \propto f^{-1})$ 


• Lowering *V* (while simultaneously and proportionately cutting f) causes a quadratic reduction in *E* 














#### Performance Monitoring Unit (PMU)


 PMU on the XScale can provide values of some 20 dynamic events during execution of a program

- cache hit/miss
- ✤ TLB hit/miss
- no. of external memory access
- no. of instructions being executed
- branch mis-prediction
- data stall
- Any two events can be monitored and reported at the same time
- For DVFS policy setting in addition to
   no. of clock counts (CCNT)
  - we make use of the following event statistics:
  - no. of instructions being executed (INSTR)
  - no. of external memory access (MEM)













<ul> <li>T<sup>OFF</sup> to T<sup>VAR</sup> Ratio</li> <li>This table reports ratio of T<sup>OFF</sup> to T<sup>VAR</sup> as a percentage for different video clips</li> </ul>										
	Testidas	Frame	Frame type							
	Test video	size	I	Р	В					
	(1) Terminator 2	352 X 240	3.49 %	11.60 %	40.58 %					
	(2) Siberian Tiger	320 X 240	7.96 %	11.87 %	25.74 %					
	(3) Deploy	352 X 288	15.01 %	58.01 %	47.19 %					
	(4) Wg_wt	304 X 224	10.12 %	43.95 %	-					
	(5) Badboy2	480 X 208	20.64 %	38.85 %	50.76 %					
	(6) Final3	160 X 120	26.11 %	36.80 %	59.34 %					
<ul> <li>There is frequent block data transfer for B and P type frames, so they have higher T<sup>OFF</sup></li> </ul>										


• *T*<sup>OFF</sup> to *T*<sup>VAR</sup> ratio varies greatly based on the decoded video clip





















Experimental Results (IV)												
<ul> <li>OL-DVFS vs. CON-DVFS</li> <li>Numbers in parenthesis of the first column are for (6)</li> </ul>												
fps	(1) Terminator		(2) SiberianTiger		(3) Deploy		(4) Wg_wt		(5) Badboy2		(6) Final3	
	CON	OL	CON	OL	CON	OL	CON	OL	CON	OL	CON	OL
10	-	-	73.15	77.78	-	-	-	-	-	-	-	-
11(27)	80.46	80.75	55.49	71.39	-	-	-	-	-	-	80.88	82.62
12 (28)	79.68	79.97	43.39	60.66	-	-	-	-	79.33	79.45	82.04	82.63
13 (29)	71.60	78.08	25.36	49.54	-	-	75.27	77.74	78.85	79.48	81.85	81.96
14 (30)	40.45	72.38	-	-	57.94	75.69	60.59	73.18	71.34	75.16	81.65	81.99
15	22.17	64.33	-	-	35.53	64.44	41.33	66.99	46.99	61.64	-	-
16	-	-	-	-	4.24	61.41	28.23	57.84	-	-	-	-



## Conclusion

 An off-chip latency driven DVFS technique for an MPEG decoding was proposed and implemented in an XScale-based platform

- On-chip and off-chip workloads are separated at run time using dynamic profiling data from an embedded hardware unit
- To guarantee a global QoS for MPEG decoding, a novel inter-frame compensation technique based on inter-frame error diffusion was proposed
- Based on actual current measurements in the testbed
  - Significant CPU energy saving ranging from 50% to 80% was achieved