Review of the Apollo Testbed Project

Massoud Pedram

University of Southern California
Dept. of EE Systems
Los Angeles CA 90089

Dec. 4, 2003
Outline

- BitsyX versus AT2
- Fine-Grained Dynamic Voltage and Frequency Scaling
- Power Reduction in the Display System
- Wake on Wireless
- Power Management of the Main Memory System
BitsyX versus AT2
BitsyX Platform

 Specification

- Intel PXA255 32-bit XScale processor up to 400MHz
- Intel SA-1111 companion chip
- 64MB SDRAM on-board main memory
- 32MB on-board Flash memory
- USB 1.1 host and client functions
- LCD panel interface for GUI
- ADSmartIO for GPIOs
- AC97 codec audio interface
BitsyX Platform (cont’d)

Power consumption

Running mode (9.4W)
- PXA255 processor core in turbo mode
- SDRAM main memory in operating mode
- SA1111 companion chip in run mode
- Backlight on
- LCD panel on

Sleep mode (480mW)
- PXA255 processor core in sleep mode
- SDRAM main memory in self-refresh mode
- SA1111 companion chip in reset
- Backlight off
- LCD panel off
AT2 Platform

- With 6.4 inch transmissive LCD panel (LP064V1)
  - The display system consumes about 52% of the total system power consumption (10.9W)
BitsyX Platform (cont’d)

BitsyX versus AT2

<table>
<thead>
<tr>
<th></th>
<th>BitsyX</th>
<th>AT2</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Processor</strong></td>
<td>Intel PXA255 Xscale @400MHz</td>
<td>Intel 80200 Xscale @733Mz</td>
</tr>
<tr>
<td><strong>Companion chip</strong></td>
<td>Intel StrongARM111</td>
<td>Xilinx Virtex-E FPGA</td>
</tr>
<tr>
<td><strong>Main memory</strong></td>
<td>Onboard 32-bit 64MB SDRAM @100MHz</td>
<td>DIMM 64-bit 128MB SDRAM @100MHz</td>
</tr>
<tr>
<td><strong>Flash memory</strong></td>
<td>Onboard 32MB</td>
<td>Onboard 4MB</td>
</tr>
<tr>
<td><strong>Frame buffer memory</strong></td>
<td>Shared with main memory</td>
<td>Dedicated 16MB SDRAM</td>
</tr>
<tr>
<td><strong>Display</strong></td>
<td>6.4 inch 640x480 18-bit color TFT</td>
<td>10.4/6.4 inch 640x480 18-bit color TFT</td>
</tr>
<tr>
<td><strong>Sound</strong></td>
<td>AC97 codec</td>
<td>Crystal CS4630-CM PCI sound card</td>
</tr>
<tr>
<td><strong>PCMCIA</strong></td>
<td>1 type I and II</td>
<td>2 type I and II or 1 type III</td>
</tr>
<tr>
<td><strong>USB</strong></td>
<td>USB 1.1 host/client</td>
<td>USB 2.0 host</td>
</tr>
<tr>
<td><strong>Input device</strong></td>
<td>PS/2 keyboard, touch screen</td>
<td>USB keyboard, USB mouse, touch screen</td>
</tr>
<tr>
<td><strong>Note</strong></td>
<td>Not expandable</td>
<td>Expandable using PCI bus</td>
</tr>
<tr>
<td><strong>Power consumption</strong></td>
<td>9.4W (Measured, typical)</td>
<td>10.9W (typical with 6.4 inch display)</td>
</tr>
</tbody>
</table>

• **Note1**: BitsyX power consumption is 9.4W while that of AT2 is 10.9W
• **Note 2**: The backlight consumes 6.0W on BitsyX, whereas it consumes 2.7W on AT2
• **Note 3**: Performance of the AT2 is two times higher than that of BitsyX
Fine-Grained Dynamic Voltage and Frequency Scaling
Energy and Performance Trade-off

- Dynamic Voltage and Frequency Scaling (DVFS)
  - Energy is saved at the cost of a delay increase

- A program execution sequence consists of CPU and memory instructions

- The CPU has to stall until the external memory access is completed
  - With DVFS, CPU energy is saved with little performance loss

\[
\begin{align*}
T_a &= 10 \\
T_b &= 10 \\
T_c &= 10 \\
T'_a &= 15 \text{ (50\%)} \\
T'_b &= 18 \text{ (80\%)} \\
T'_c &= 12 \text{ (20\%)}
\end{align*}
\]

- CPU work
- Memory work

\( f \) vs. \( T \) at \( f_{\text{max}} \) and \( f_{\text{max}}/2 \)
Motivation

Performance degradation at different frequencies

More CPU energy savings is possible with a given performance loss target for memory-intensive applications
The amount of CPU and memory workload for an application program must be determined.

Execution time of a program is the sum of the On-chip (CPU work) and the Off-chip Latency (memory work):

\[ T = T_{\text{onchip}} + T_{\text{offchip}} \]

- **\( T_{\text{onchip}} \)**: Varies with the CPU frequency
  - Cache hit
  - Stall due to data dependency
  - TLB hit, …

- **\( T_{\text{offchip}} \)**: Is invariant with the CPU frequency
  - Access to external memory such as SDRAM and frame buffer memory through the PCI, which is in turn due to a cache miss
Calculating the Target Frequency

\[ T = T_{\text{onchip}} + T_{\text{offchip}} \]

\[ T_{\text{onchip}} = \sum_{i=1}^{n} CPI_{\text{onchip}}^{i} \cdot \frac{n \cdot CPI_{\text{onchip}}^{\text{avg}}}{f_{\text{cpu}}} \]

\[ T_{\text{offchip}} = \sum_{j=1}^{m} CPI_{\text{offchip}}^{j} \cdot \frac{n \cdot CPI_{\text{offchip}}}{f_{\text{mem}}} = T - T_{\text{onchip}} \]

- \( n \): number of onchip instructions
- \( CPI_{\text{onchip}} \): CPU clocks per instruction
- \( f_{\text{cpu}} \): CPU clock frequency (variable)
- \( m \): number of offchip events
- \( CPI_{\text{offchip}} \): memory clocks per offchip event
- \( f_{\text{mem}} \): memory clock frequency (fixed)

The \( \beta \) value of a program is defined as the ratio of \( T_{\text{onchip}} \) to \( T_{\text{offchip}} \) for that program. Given a performance loss factor, the target CPU frequency is calculated as:

\[ f_{\text{target}} = \frac{f_{\text{max}}}{1 + PF_{\text{loss}} \cdot \left( 1 + \beta \cdot \left( \frac{f_{\text{max}}}{f_{\text{cpu}}} \right) \right)} \]

- \( PF_{\text{loss}} = 0 \Rightarrow f_{\text{target}} = f_{\text{max}} \)
- \( PF_{\text{loss}} \uparrow \Rightarrow f_{\text{target}} \downarrow \)
- \( PF_{\text{loss}} \downarrow \Rightarrow f_{\text{target}} \uparrow \)
- \( T_{\text{offchip}} \uparrow \Rightarrow f_{\text{target}} \downarrow \)
Calculating the $\beta$ Factor

- Must calculate the $\beta$ Factor of a program
  - Need to get $T_{onchip}$ and $T_{offchip}$ values
  - $T_{onchip}$ depends on $f_{cpu}$, $n$, and $CPI_{onchip}$
  - $T_{offchip}$ is calculated from $T$ and $T_{onchip}$

- Must calculate $CPI_{onchip}$ and $T_{offchip}$

- Use the Performance Monitoring Unit
PMU on the XScale chip can report up to 20 different dynamic events during execution of a program:
- Cache hit/miss counts
- TLB hit/miss counts
- No. of external memory accesses
- Total no. of instructions being executed
- Branch misprediction count
- Data stalls, ...

However, only two events can be monitored and reported at any given time.

For DVFS, we use PMU to generate statistics for:
- Total no. of instructions being executed ($n=\text{INSTR}$)
- No. of external memory accesses ($m=\text{MEM}$)

We also record the no. of clock cycles from the beginning of the program execution ($\text{CCNT}$).
PMU is read at every OS quantum (~50msec)

We define MPI as the ratio of memory access count to the total instruction count

\[ \text{CPI}_{\text{avg}} = \frac{\text{CCNT}}{\text{INSTR}}, \quad \text{during a quantum} \]
\[ \text{MPI}_{\text{avg}} = \frac{\text{MEM}}{\text{INSTR}}, \quad \text{during a quantum} \]

A plot of CPI\text{\textsubscript{avg}} vs. MPI\text{\textsubscript{avg}} with changing frequency is provided below
A linear regression equation can be generated for each CPU clock frequency

\[ f_1 > f_2 > f_3 \]

\[ \text{CPI}^{\text{avg}} = b(f) \times \text{MPI}^{\text{avg}} + c \]

1. **N**: No. of regression points, e.g., 25
2. **\( x_i \)**: MPI\(^{\text{avg}}\) for the \( i \)th point
3. **\( y_i \)**: CPI\(^{\text{avg}}\) for the \( i \)th point

\[
\begin{align*}
\sum_{i=t}^{t-N+1} x_i \cdot y_i &= \sum_{i=t}^{t-N+1} x_i \cdot \left( \sum_{i=1}^{t-N+1} y_i \right) \\
N \cdot \left( \sum_{i=1}^{t-N+1} x_i^2 \right) - \left( \sum_{i=1}^{t-N+1} x_i \right)^2 &= \sum_{i=1}^{t-N+1} y_i \\
N \cdot \left( \sum_{i=1}^{t-N+1} x_i^2 \right) - \left( \sum_{i=1}^{t-N+1} x_i \right)^2 &= \sum_{i=1}^{t-N+1} x_i
\end{align*}
\]

**b** = 

\[
\frac{N \cdot \left( \sum_{i=t}^{t-N+1} x_i \cdot y_i \right) - \left( \sum_{i=t}^{t-N+1} x_i \right) \cdot \left( \sum_{i=t}^{t-N+1} y_i \right)}{N \cdot \left( \sum_{i=t}^{t-N+1} x_i^2 \right) - \left( \sum_{i=t}^{t-N+1} x_i \right)^2}
\]

**c** = 

\[
\frac{\sum_{i=t}^{t-N+1} y_i}{N} - b \cdot \frac{\sum_{i=t}^{t-N+1} x_i}{N}
\]
Calculating $CPI_{onchip}$ and $T_{offchip}$

Notice that $CPI_{onchip}$ denotes the CPI value without the offchip access; So it is equal to the y intercept of the CPI vs. MPI plot:

![Graph showing CPI vs. MPI](image)

$CPI_{onchip}$

We calculate $T_{offchip}$ directly as shown below:

- $T = T_{onchip} + T_{offchip} = CCNT/f_{cpu}$
- $T_{offchip} = CCNT/f_{cpu} - T_{onchip}$
**Prediction Error Adjustment (I)**

**Error adjustment**

<table>
<thead>
<tr>
<th>$q^{t-1}$</th>
<th>$q^t$</th>
<th>$q^{t+1}$</th>
</tr>
</thead>
<tbody>
<tr>
<td>$T^{t-1}$</td>
<td>$T^t$</td>
<td>$T^{t+1}$</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>$T_{exp}^{t-1}$</th>
<th>$T_{exp}^t$</th>
<th>$T_{exp}^{t+1}$</th>
</tr>
</thead>
<tbody>
<tr>
<td>$T_{act}^{t-1}$</td>
<td>$T_{act}^t$</td>
<td>$T_{act}^{t+1}$</td>
</tr>
</tbody>
</table>

\[ S^{t-1} = T_{exp}^{t-1} - T_{act}^{t-1} \]
\[ S^t = T_{exp}^t + T_{exp}^{t-1} - T_{act}^t - T_{act}^{t-1} \]
\[ = T_{exp}^t - T_{act}^t + S^{t-1} \]
\[ S^{t+1} = T_{exp}^{t+1} + T_{exp}^t + T_{exp}^{t-1} - T_{act}^{t+1} - T_{act}^t - T_{act}^{t-1} \]
\[ = T_{exp}^{t+1} - T_{act}^{t+1} + S^t \]

; quantum sequence

; ET at $f_{max}$

; expected ET with a given $PF_{loss}$

; actual ET (slack generation)

**ET : Execution time**

\[ T_{exp}^k = T^k * (1 + PF_{loss}) \]

(k = $t-1$, $t$, $t+1$)
Prediction Error Adjustment (II)

Target frequency selection

- without error adjustment

\[
f^{t+1} = \frac{f_{\text{max}}}{1 + \frac{PF_{\text{loss}}}{1 + \beta^t \left( f_{\text{max}} / f_{\text{cpu}} \right)}}
\]

- with error adjustment

\[
f^{t+1} = \frac{f_{\text{max}}}{1 + \frac{PF_{\text{loss}}}{1 + \left( \beta^t + \frac{S^t}{PF_{\text{loss}} \cdot T_{\text{act}}^t} \right) \left( f_{\text{max}} / f^t \right)}}
\]
Implementation (I)

- Offchip Latency-driven DVFS (OL-DVFS)
- Software architecture

![Diagram of software architecture]

- External $P_{\text{loss}}$ input (e.g., battery status or user request)
- Kernel space
  - "proc" interface module
  - Policy module
    - PMU access module
    - DVFS module
  - XScale processor
- Linux scheduler
Implementation (II)

- A voltage is mapped to each CPU frequency
- Voltage control circuitry is on-board
- Power measurement with DAQ (Data Acquisition)

CPU Freq. vs. Volt. Relation

<table>
<thead>
<tr>
<th>Frequency (MHz)</th>
<th>Voltage (V)</th>
</tr>
</thead>
<tbody>
<tr>
<td>333</td>
<td>0.91</td>
</tr>
<tr>
<td>400</td>
<td>0.99</td>
</tr>
<tr>
<td>466</td>
<td>1.05</td>
</tr>
<tr>
<td>533</td>
<td>1.12</td>
</tr>
<tr>
<td>600</td>
<td>1.19</td>
</tr>
<tr>
<td>666</td>
<td>1.26</td>
</tr>
<tr>
<td>733</td>
<td>1.49</td>
</tr>
</tbody>
</table>

Data Acquisition system

\[ \Delta V = V_{DUT} - V_1 \]
\[ I = \frac{\Delta V}{R} \]
\[ P = I \times V_1 \]
Experimental Results (I)

Power consumption vs. performance degradation

without OL-DVFS

with OL-DVFS

gzip, @733MHz
avg. power : 789.5mW
0.9684 sec

gzip, with 10% PF loss
avg. power : 338.7mW
(52.1% energy saving)
1.0806 sec (11.6% PF_loss)
Measured PF_{loss} with a variable performance loss target ranging from 5% to 20%
MPEG2 video playback

(1) Terminator 2

OL-DVFS: off-chip latency driven DVFS
CON-DVFS: conventional DVFS
Effect of the error compensation method

(1) Terminator 2  Frame rate target : 13f ps

- without
- with "inter-frame compensation"
OL-DVFS on BitsyX Platform

- **PXA255 processor specification**
  - Frequency: 100MHz ~ 400MHz
  - Voltage: 0.85V ~ 1.3V

- **Fewer PMU events compared to the XScale processor**
  - MEM is not available
  - Cache miss count can be an alternative

- **Lack of information about hardware for DVFS**
  - On-board DC-DC converter for variable voltage generator
  - Voltage control scheme using I²C

- **Experimental results**
  - System power consumption is lower by 144mW at 200MHz compared to that at 400MHz. This is however less than the value of 233mW saving reported in the data sheet
  - Unstable; it sometimes hangs after voltage scaling

- **Ongoing work**
  - Fine tuning of voltage level without causing any system crash
  - Check the compatibility of Cache miss count for OL-DVFS
Power Reduction in the Display System
Display Architecture

- **Backlight Inverter**
  - Brightness control
  - On/Off control

- **CCFL Backlight**
  - LP064V1 or NL6448BC33-50 (640x480 TFT 260,000 color LCD panel)

- **DAC**
  - 0.0 ~ 2.5V
  - 0 (off) or 1 (on)

- **XC2S150-FG456 (FPGA)**
  - Backlight controller
  - SDRAM controller
  - LCD controller
  - Local bus interface

- **K4S1632D (SDRAM)**

- **PCI9054 (PCI Bridge)**
  - PCI bus interface

- **LCD board**

  - 32bit graphic bus @50MHz
  - 32bit local bus @50MHz
  - 32bit PCI bus @33MHz

  - On/Off control
  - Brightness control
  - DAC
  - SDRAM controller
  - LCD controller
  - Local bus interface

  - LP064V1 or NL6448BC33-50 (640x480 TFT 260,000 color LCD panel)
Display Specification

LCD board specification

- PCI9054 PCI bridge (PLX)
  - 32bit 33MHz PCI bus interface
  - 32bit 50MHz local bus interface

- XC2S150 FPGA LCD controller (Xilinx)
  - Up to 150k gates logic capacity
  - SDRAM controller for frame buffer memory
  - LCD timing generator for LCD panel signals
    - Vsync, Hsync, Dtmg and so on
  - Backlight brightness controller
    - With DAC (Digital Analog Converter)

- K4S1632D SDRAM frame buffer (Samsung)
  - 16MBytes capacity
Display Specification (cont’d)

LCD panel specification

- LP064V1 (LG-Philips)
  - 6.4 inch 640x480 VGA standard resolution
  - 260,000 colors (18-bit RGB)
  - Transmissive type with CCFL backlight

- NL6448BC33-50 (NEC)
  - 10.4 inch 640x480 VGA standard resolution
  - 260,000 colors (18-bit RGB)
  - Transflective type with CCFL backlight
Perceived intensity $I$ by human eyes

$$I = \rho \times L \times Y$$

- $\rho$ : the transmittance of the LCD panel
- $L$ : the luminance of the backlight
- $Y$ : the brightness of the image
DBLS Screen Shots

Image brightness Doubling $Y' = Y/2$

Backlight Dimming by half $L' = L/2$

30% of the pixels are saturated after image brightness enhancement
Most of the overhead is caused by:

- Heavy frame buffer traffic for frequent frame buffer read
  - R/G/B spectrum analysis of the current image on the LCD panel
- Heavy frame buffer traffic for frequent frame buffer write
  - Frame buffer contents updated with the corresponding brightness enhanced image
Hardware
- Automatic R/G/B Spectrum analysis @60Hz

Software
Every 20ms Do
- Fetch R/G/B spectrum analysis results through the registers
- Decide on the brightness scaling ratio and write it to the register (Table lookup)
- Determine the backlight dimming factor and write it to the register (Table lookup)

No frame buffer read traffic for R/G/B spectrum analysis
No frame buffer write traffic for frame buffer update with brightness enhanced image

- Automatic R/G/B data adjustment with specified brightness scaling ratio
- Automatic backlight luminance control with specified dimmed luminance
Hardware-aided DBLS (cont’d)

Frame buffer memory

Max

Comparator

Counter 0

Counter 1

Counter 2

Counter 3

Counter 4

Counter 5

Counter 6

Counter 7

Max(Ri,Gi,Bi)

Memory-mapped registers

0 ~ 3

4 ~ 7

8 ~ 11

12 ~ 15

16 ~ 19

20 ~ 23

24 ~ 25

28 ~ 31

Count enable generation

User-specified saturation ratio

Additional software

Hardware-aided DBLS daemon

R/G/B Spectrum analysis results

Number of pixels

Brightness scale ratio

Backlight luminance

Backlight luminance

31

>= 1.0

Max

Additional hardware

LCD panel

Enhanced

Original

Multiplier (R)

Multiplier (G)

Multiplier (B)

Min

Min

Min

Enhanced

Backlight
Power Consumption Results

Transmissive LCD display system

No frame buffer update and no user input for specified time-out period

Power-down
Backlight 238mW
LCD panel < 10mW

Running
Backlight 2938mW
LCD panel 900mW

Frame buffer update or new user input

DBLS
Backlight 1588mW (@50% luminance)
Transflective LCD display system

Power-down
Backlight 234mW
LCD panel < 10mW

Running
Daytime
Backlight 234mW
LCD panel 1033mW

Nighttime
Backlight 8075mW
LCD panel 1033mW

DBLS
Backlight 4972mW
(@50% luminance)

No frame buffer update and no user input for specified time-out period

Frame buffer update or new user input

Power Consumption Results (cont’d)
Display system on BitsyX

- Some portion of the SDRAM main memory is reserved as the frame buffer memory
- DMA controller prefetches the graphics data to periodically refresh the LCD panel
- ADSmartIO AVR processor is used to control the backlight luminance of the LCD panel
DBLS on BitsyX (cont’d)

**Our approach**

- **Allocate one more frame buffer area in the memory**
  - Separate frame buffer areas for the LCD panel and the applications
  - Applications update rate of the frame buffer are rather low

- **Modify frame buffer device driver**
  - Periodically update the frame buffer area for the LCD panel with luminance scaled image derived from the frame buffer area for application (update frequency in 1-20 Hz range)
  - Simultaneously dim the backlight
Power Management of the Main Memory System
Main Memory System Specification

New XScale board’s main memory system specification

- **SDRAM specification**
  - Four K4S561632 SDRAM chips (Samsung)
    - 64-bit data bus width
    - Operating @100MHz

- **Memory controller specification**
  - XCV200E FPGA (Xilinx)
    - Up to 200k gates
    - Operating @100MHz
    - Active-page control for SDRAM devices
  - Memory controller is implemented with a FPGA and we can modify its functionality by rewriting and recompiling its VHDL codes
Main Memory Controller

SDRAM state diagram
- When all banks (4 banks) are closed, SDRAM is in the IDLE state
- When there is any activated bank (open row), SDRAM is in the ACTIVE state
- When memory controller is reading from or writing to SDRAM, SDRAM is in the OPERATING state

Memory controller command
- **Row activate**: Activate selected bank by BA[1:0]
- **Precharge**: Close selected bank by BA[1:0] or all the banks
- **Column activate**: Read from SDRAM or write to SDRAM
- **NOP**: No operation
Main Memory Controller (cont’d)

Address mapping

XScale 80200 Processor Address

26 25

24 23 22 21 20 19 18 17 16 15 14 13 12

11 10 9 8 7 6 5 4 3

4 banks 8192 rows 512 columns
Bank Address Row Address Column Address Byte Offset

XScale 80200 Processor

Processor Address

FPGA Memory Controller

128MB Main Memory

SDRAM

Bank Address, Row or Column Address
Main Memory Controller (cont’d)

Auto-precharge control

- **Operation**
  - Typical SDRAM access requires a row-address issue followed by a column address issue
  - After a burst access, the controller closes the row
    - IDLE → ACTIVE → OPERATING → IDLE

- **Advantage**
  - Low standby power consumption

- **Disadvantage**
  - No performance gain
Main Memory Controller (cont’d)

Active-page control

Operation

- After a burst access, SDRAM can remain in the ACTIVE state
  - IDLE → ACTIVE → OPERATING → ACTIVE
- If the row address of the next access is equal to the current one (case of a row hit)
  - ACTIVE → OPERATING → ACTIVE
- Else (case of a row miss), else open row must be closed so that a new row can be opened
  - ACTIVE → IDLE → ACTIVE → OPERATING → ACTIVE

Advantage

- Performance gain due to row-hit if row-hit ratio is over 50%

Disadvantage

- High standby power consumption
Power management

Running mode
- W/o the power-down mode enable (Normal)
- W/ the power-down mode enable
  - Sends SDRAM’s to power-down state for power-reduction when there is no pending memory request

Self-refresh mode
- For data retention with secondary power source such as a backup battery
- For fast boot support
Memory controller

Main memory device state/power diagram (@3.3V)

Memory controller state
- **Running**: System is running normally
- **Self-refresh**: System is disconnected from power source

Memory device state
- **Idle**: All banks are closed.
- **Active**: There is at least one opened bank.
- **Operating**: Memory controller is reading data from the bank or writing data to the bank.
- **Idle power down**: Memory controller is deasserting CKE (clock enable) signal in Idle state.
- **Active power down**: Memory controller is deasserting CKE signal in Active state.
- **Self-refresh**: Memory device is internally performing refresh operation by itself.

Transition by power management software
Transition by memory controller

- Memory controller state
- Memory device state

- Memory controller goes in running mode
- Memory controller goes in self-refresh mode
Power Consumption Results

Power consumption of SDRAM devices in the new main memory system

<table>
<thead>
<tr>
<th>Mode</th>
<th>Power (mW)</th>
<th>Ratio (%)</th>
<th>Note</th>
</tr>
</thead>
<tbody>
<tr>
<td>Self-refresh</td>
<td>13</td>
<td>100.0</td>
<td></td>
</tr>
<tr>
<td>Running</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Idle</td>
<td>Normal</td>
<td>83</td>
<td>100.0</td>
</tr>
<tr>
<td></td>
<td>Power-down enable</td>
<td>26</td>
<td>68.7</td>
</tr>
<tr>
<td>Busy</td>
<td>Normal</td>
<td>389</td>
<td>100.0</td>
</tr>
<tr>
<td></td>
<td>Power-down enable</td>
<td>297</td>
<td>23.7</td>
</tr>
</tbody>
</table>

* Note that previous main memory power consumption always exceeds 1.4W

Power consumption of main memory controller

- Intel 80312 memory controller consumes 2.5W
- New FPGA memory controller consumes 1.0W
Power Consumption Results (cont’d)

- **Power consumption of the main memory system (Memory controller + SDRAM devices)**

When system is idle
- Intel 80312: 4500 mW
- Xilinx XCV200E FPGA: 1500 mW
- Xilinx XCV200E FPGA with power-down: 500 mW

72 ~ 73% power reduction

When system is busy (MPEG2)
- Intel 80312: 4500 mW
- Xilinx XCV200E FPGA: 1500 mW
- Xilinx XCV200E FPGA with power-down: 500 mW

65 ~ 68% power reduction
Memory Management in AT2

- Automatic switching between auto-precharge and active-page mode of the memory controller
  - Most row-hit occurs within only a few clock cycles of previous access
  - If the row-hit ratio is above 0.5, we switch to the active-page mode
  - Otherwise, we switch to the auto-precharge mode
  - The row-hit ratio is profiled through the row-hit history window in the FPGA memory controller

- Delayed-precharge mode with automatic threshold timeout value
  - After a burst access, SDRAM can remain in the ACTIVE state for up to specified timeout period
  - According to the row-hit history, the FPGA memory controller dynamically changes the timeout value for issuing the precharge command
Memory Management in BitsyX

- **APD (Automatic Power-Down) function of BitsyX platform**
  - If SDRAM’s are not accessed, the pxa255 will immediately put the SDRAM’s into the power-down mode.
  - If the SDRAM’s are accessed while they are in the power-down mode, there will be a latency penalty of one memory clock cycle to wakeup the SDRAM’s.

- **Kernel module for memory power management**
  - Disable the APD function when a memory-intensive application is running.
  - Enable the APD function when a CPU-intensive application is running.
Wake on Wireless
Problem statement: The BitsyX system is in its low power, sleep state but the wireless LAN is still kept powered on. When the WLAN receives a data packet addressed to it, it has to wake-up the system while ensuring that no data is lost in this process.

BitsyX sleep state definition:
- Processor (PXA 255) in sleep state
  - PXA defines 4 power states turbo, run, idle and sleep
- SA1111 in its reset state
- Most peripherals are turned off (except RTC, ADSmartIO and devices that wake up the system)
- The system is brought out of the sleep state by either one of: RTC, shorting reset pins, a specified set of interrupts managed by the ADSmartIO (keypad, touch-screen)
Wake on Wireless (Cnt’d)

**BitsyX architecture**
- The wireless LAN is connected to the Compact Flash (CF) slot
- The CF slot is controlled by the SA1111 companion chip
Proposed Solution

Devise a way to wake up the BitsyX system that has been put in the sleep-mode in response to an incoming packet for the wireless LAN card on the PCMCIA slot. Our mechanism is given below.

- Initially, the system is in sleep mode. A packet arrives at the wireless LAN card in a PCMCIA slot.
- The wireless LAN card generates a CARDA_IRQ signal and this signal goes to a pulse generator.
- The pulse generator converts this signal as a voltage pulse of fixed duration; this pulse is then sent to the CPLD /RQONOFF input pin.
- The CPLD generates an AVR_WAKEUP signal to the ADSmartIO chip.
- The ADSmartIO generates a WAKEUP signal to the PXA255 GPIO0 input pin.
- The PAX255 generates a SA1111_RESET signal to the SA1111.
- Eventually, the system gets back to the normal mode.
Block Diagram

- ADSmartIO
  - WAKE_UP
  - GPIO 0
    - PXA255
      - /SA111_RESET
      - /SA1111_RESET
      - /AVR_WAKEUP
      - /RQONOFF

- CPLD
  - CARDA_IRQ

- Pulse Generator
  - Packet
    - WLAN in PCMCIA Slot