






Dual V _{th}							
	Granularity	Gate	Pull-up/Pull-down Network	Stack	Transistor		
	Methodology	Cell-based	Custom				
	Leakage Estimation	Known Input	Probabilistic	Average	Dominant States		
	Threshold Voltages	Pre- determined	Optimized				
	Number of Threshold Voltages	Two	More Than Two				
Pedra	am/Fallah		ASP-DAC 04			74	











































						Dı
SCAS Benchmark Circuits Mapped for Delay						
	PI	PO	# Tr	BT (s)	PS (s)	PB (s)
C432	36	7	1,056	0.03	2.83	0.08
C499	41	32	2,136	0.06	10.60	0.15
C880	60	26	1,546	0.04	7.00	0.10
C1355	41	32	2,724	0.07	22.40	0.20
C1908	33	25	2,986	0.10	26.20	0.21
C2670	233	140	3,930	0.11	55.40	0.28
C3540	50	22	5,440	0.14	95.94	0.41
C5315	178	123	9,000	0.24	302.00	0.70
C6288	32	32	10,630	0.50	337.47	1.03
C7552	207	108	12,084	0.40	591.66	1.08
CPU Time on a SUN UltraSparc-II						
edram/Fallah ASP-DAC 04						









































































Different Algorithms							
	Granularity	Gate	Cluster of Gates	Module			
	Methodology	Cell-based	Custom				
	Number of Sleep Transistors	One	More Than One				
	Туре	NMOS	PMOS				
	The Threshold Voltage of the Sleep Transistor	Fixed	Variable				
	Sizing	Exhaustive	Conservative				
Pedram/Fall	ah	ASP-DAC 04			114		

























M				MTCMOS				
Comparison								
	Circuit	Method	Sleep Transistor Resistance					
	Inverter	Sizing	340Ω					
	3 Chains	Mutual Exclusion	113Ω					
	3 Chains	Sizing	180Ω					
 60% overestimation!!! Because in practice only half of gates switch from high to low. 								
Pedram/Fallah	Pedram/Fallah ASP-DAC 04							










































































































Precomputation-based Guarding								
Choosing the HP and the LP								
 Increasing the size of the HP (i.e., the number of bits), decreases the number of times it can be disabled. Increases the amount of power that can be saved each time the portion is disabled. 								
	LP 0001,0011 0111,0110	HP 1111,11100 0000,000001		,	LP 10001,0011 00111,0110			
# bits disabled: 8 # times disabled: 7	3 1	10 0	-	Ţ	7 1			
Pedram/Fallah		ASP-DAC 04			160			








































ре I	Precomputation-based Guarding Delay and Area Overheads								
	Circuit	Guarding Method	Delay Overhead	Area Overhead					
	Comparator	10-bit Guarding	25%	30%					
	Adder	18-bit Guarding (Reduced Switching Activity)	15%	10%					
	Multiplier	Input1: 22b & 16b Hybrid Guarding Input2: Dynamic Guarding	9%	6%					
P	edram/Fallah	ASP-DAC 04		174					
















N	Precomputation-based Guarding							
Results for the Integer Unit								
	Method	Power Saving	Area Overhead					
	Precomputation-based Guarding	81%	9%					
	Operand Isolation	58%	11%					
	Clock Gating + Operand Isolation	61%	14%					
size of	size of their sleep transistors.							
 Delay overhead = 12% May not be important as the critical path usually corresponds to memory read stage. 								
 Integer units are the hot spots of processors. Decreasing their temperature helps to simplify packaging and cooling system. 								
Pedram/Fallah	ASP-DAC 04			180				













































































































































Effectiveness and Scaling Trends Comparing Effectiveness of Several Techniques $I_{sub} \approx A \times e^{\frac{1}{m_T}(V_G - V_s - V_{th_0} - W_{app} + \eta V_{ds})} \quad for \quad \frac{V_{ds}}{v_T} \gg 1$ $Changing \ V_{ds} \rightarrow \frac{\Delta I_{sub}}{I_{sub}} \Big|_{V_{ds}} = 1 - e^{\frac{-\eta \Delta V_{ds}}{m_T}(V_G - V_s - V_{th_0} - \eta V_{SB} + \eta V_{ds})}$ $Changing \ L_{eff} \rightarrow \frac{\Delta I_{sub}}{I_{sub}} \Big|_{L_{eff}} = 1 - \frac{1}{1 + \frac{\Delta L_{eff}}{L_{eff}}} e^{\frac{-\Delta V_{th_0}}{m_T}}$ $Using \ stack \rightarrow \frac{\Delta I_{sub}}{I_{sub}} \Big|_{stack} = 1 - e^{\frac{-I_{sub}R_{off}(1+\gamma+\eta)}{m_T}}$ $Using \ VTCMOS \rightarrow \frac{\Delta I_{sub}}{I_{sub}} \Big|_{VTCMOS} = 1 - e^{\frac{-M^{SB}}{m_T}}$ [Borkar-ISLPED03]

ASP-DAC 04

Pedram/Fallah

229

Effectiveness and Scaling Tre Leakage Reduction for a 130nm Technology					
Technique	Simulation Results	Theoretical Model			
Reduction in V _{dd} by 30%	2.2X	1.9X			
Increase in L _{eff} by 30%	9.3X	8.7X			
Stack Effect	12.0X	11.5X			
Reverse Bias by 30% of $\rm V_{dd}$	2.3X	2.1X			
Pedram/Fallah ASP-DA	C 04	230			



Effectiveness and Scaling Tree Normalized I _{off} /I _{on} Degradation: Scaling Trends						
$\zeta = \frac{\partial I_{OFF}}{\partial I_{ON}} / \frac{I_{OFF}}{I_{ON}}$	Changing V _{dd}	Changing L _e	Stack Effect	VTCMOS		
130nm	1.1	3.1	2.2	20		
100nm	1	3.1	2.1	9		
70nm	0.8	2.8	1.9	7.5		
Higher values are better.						
Pedram/Fallah		ASP-DAC 04		232		

Conclusion

Comparing Different Techniques


	Leakage	e Saving	Flip Flop					Overheads			
	Sleep	Active				Scalab.	Delay in Active Mode	Wakeup Delay	Area	Dyn. Power	
$Dual-V_{th}$	н	Y	Y	L	L	Y	N-Y	Ν	Ν	Ν	
MTCMOS	Very H	Ν	Ν	L	н	N	Y	Y	н	Н	
VTCMOS	н	Ν	Y	Н	н	N	N	Y	М	Н	
Stack Effect	L-H	Y	N	N	L	Y	N-Y	N	М	М	


L: Low, M: Medium, H: High, N: No, Y: Yes

Pedram/Fallah


ASP-DAC 04


233








References (3)
 [Abdollahi-ISQED02] Afshin Abdollahi, et al., "Leakage Current Reduction in Sequential Circuits by Modifying the Scan Chains", ISQED02. [Kim-DATE02] Chris H. Kim, et al., "Dynamic Vth Scaling Scheme for Active Leakage Power Reduction", DATE02. [Sakurai-ISLPED01] Sakurai, et al., "Design Methodology and Optimization Strategy for Dual-Vth Scheme using Commercially Available Tools", ISLPED01. [When-DATE00] N. When, et al., "Automating RT-Level Operand Isolation to Minimize Power Consumption in Datapaths", DATE00. [Roy-DAC99-A] Kaushik Roy, et al., "Mixed-Vth (MVT) CMOS Circuit Design Methodology for Low Power Applications", DAC99. [Roy-DAC99-B] Kaushik Roy, et al., "Leakage Control with Efficient use of Transistor Stacks in Single Threshold CMOS", DAC99. [Kao-DAC98] James Kao, et al., "MTCMOS Hierarchical Sizing Based on Mutual Exclusive Discharge Patterns", DAC 98. [Kao-DAC97] James Kao, et al., "Transistor Sizing Issues and Tool for Multi-Threshold CMOS Technology", DAC 97.
Pedram/Fallah ASP-DAC 04 236














































Processes				
180nm: TSMC 170nm: BPTM 70				
Process		180nm	70nm	
High (NMOS/PMOS)	V _t	0.46V/-0.45V	0.39V/-0.40V	
Low (NMOS/PMOS)	V _t	0.27V/-0.23V	0.15V/-0.18V	
V _{dd}		1.8V	0.9V	
Temperature		100C	100C	
				-
Pedram/Fallah		ASP-DAC 04		252















































































































































Pedram/Fallah

ASP-DAC 04

301

